

U.S. Patent Application:

Title: BALL LIMITING METALLURGY, INTERCONNECTION
 STRUCTURE INCLUDING THE SAME, AND METHOD OF
 FORMING AN INTERCONNECTION STRUCTURE

Inventors: Yu-Ting Cheng, Stefanie R. Chiras, Donald W.
 Henderson, Sung K. Kang, Stephen Kilpatrick, Henry
 A. Nye, III, Carlos J. Sambucetti, Da-Yuan Shih

Assignee International Business Machines Corporation

Filed: December 1, 2003

F. CHAU & ASSOCIATES, LLP
1900 Hempstead Turnpike, Suite 501
East Meadow, New York 11554
Tel.: (516) 357-0091
Fax : (516) 357-0092

**BALL LIMITING METALLURGY, INTERCONNECTION STRUCTURE
INCLUDING THE SAME, AND METHOD OF FORMING AN
INTERCONNECTION STRUCTURE**

5

BACKGROUND

1. Technical Field

10 The present disclosure relates to interconnection structures for flip-chip attachment of microelectronic device chips to packages.

2. Description of the Related Art

15 Three different interconnection technologies are employed to provide interconnection between a chip and a substrate (or chip carrier). These interconnection technologies are tape automated bonding (TAB), wirebonding, and area array. The area array is often call a flip-chip connection or C4 (controlled-collapse chip connection). The C4 technology uses solder bumps deposited on a
20 solder-wettable layered structure known as a ball-limiting metallurgy (BLM) on the chip. Since the C4 technology uses an array of solder bumps that can be placed over the entire surface area of the chip, it can achieve a higher density of input/output interconnections and better power dissipation

than can wirebonding or TAB, which confine the interconnections to the chip periphery.

A number of systems have been proposed and evaluated for fabrication of C4s using lead-free metallurgies.

5 Lead-free solders, such as tin-based alloys, are now commonly used to avoid the harmful environmental effects of lead-based alloys. During the fabrication process of a BLM, a "plated through the mask" process is employed in which metallurgies, such as TiW/Cr/phased Cr/Cu/Ni/Pb-free alloy,
10 are sequentially deposited

During hot storage, in which wafers are kept at 120-150°C for over 1000 hours, voids form in the copper layer. These voids are apparently due to Ni-Cu/Sn intermetallics, which are in turn formed by Ni/Cu
15 interdiffusion produced by long term thermal exposure. These voids lead to failure in the integrity of the BLM structure and are a reliability concern.

SUMMARY OF THE INVENTION

20 A ball-limiting metallurgy according to an embodiment of the invention includes a substrate, a barrier layer formed over the substrate, an adhesion layer formed over the barrier layer, a first solderable layer formed over the adhesion layer, a diffusion barrier layer formed over the

adhesion layer, and a second solderable layer formed over the diffusion barrier layer.

An interconnection structure for flip-chip attachment of microelectronic device chips to packages according to an embodiment of the invention includes a ball-limiting metallurgy and at least one lead-free solder ball formed over the ball-limiting metallurgy. The ball limiting metallurgy includes a barrier layer formed over the microelectronic device chip, an adhesion layer formed over the barrier layer, a first solderable layer formed over the adhesion layer, a diffusion barrier layer formed over the adhesion layer, and a second solderable layer formed over the diffusion barrier layer.

A method for forming an interconnection structure for flip-chip attachment of microelectronic device chips to packages includes forming a barrier layer over a substrate, forming an adhesion layer over the barrier layer, and forming a resist layer over the adhesion layer, the resist layer having an opening that exposes the adhesion layer. A first solderable layer is formed over the adhesion layer through the opening in the resist layer. A diffusion barrier layer is formed over the first solderable layer through the opening in the resist layer. A second solderable layer is formed over the diffusion barrier layer through the opening

in the resist layer. The resist layer is removed, and portions of the barrier layer and the adhesion layer that extend beyond the first solderable layer, the diffusion barrier layer and the second solderable layer are also removed. At least one solder ball is formed over the second solderable layer.

In at least one embodiment of the invention, the diffusion barrier layer is made of CoWP.

These and features of the present invention will become apparent from the following detailed description of illustrative embodiments thereof, which is to be read in connection with the accompanying drawings.

BRIEF DESCRIPTION OF DRAWINGS

The invention will be described in detail in the following description of preferred embodiments with reference to the following figures wherein:

Fig. 1 is a cross sectional view of an interconnection structure according to an embodiment of the invention; and

Figs. 2-12 are cross sectional views showing various steps of a method of forming an interconnection structure according to an embodiment of the invention.

DESCRIPTION OF PREFERRED EMBODIMENTS

Fig. 1 is a cross sectional view of an interconnection structure according to an embodiment of the invention. The interconnection structure 100 includes a substrate 1, and a polyimide layer 16 having an opening 20 formed over the substrate 1. A barrier layer 2, an adhesion layer 4, a first solderable layer 10, a diffusion barrier layer 12, and a second solderable layer 14 are sequentially formed in the opening 20 of the polyimide layer 16. A lead-free solder 18 is formed over the second solderable layer 14. In exemplary embodiments of the invention, the first solderable layer 10 is made of Cu, the second solderable layer 14 is made of Ni and the diffusion barrier layer 12 is made of CoWP. CoWP does not substantially change the conductivity of Cu, has excellent adhesion to Cu and dielectrics, and acts as a barrier to prevent the diffusion of Cu. The CoWP diffusion barrier layer 12 has been experimentally shown to be an almost perfect barrier to the diffusion of Cu atoms into a Ni second solderable layer, thereby preventing the generation of voids in the Cu.

Figs. 2-12 are cross sectional views showing various steps of a method of forming an interconnection structure according an embodiment of the invention. As shown in Fig. 2, a barrier layer 2 is blanket deposited over a silicon

substrate 1, such as, for example, an SOI, GaAs, or SiGe substrate. The barrier layer 2 can be made of any suitable material, such as, for example, TiW or Cr, and can be deposited by, for example, sputtering.


5 As shown in Fig. 3, an adhesion layer 4 is blanket deposited over the barrier layer 2. The adhesion layer 4 can be made of any suitable material, such as, for example, phased CrCu and can be formed by sputtering.

10 As shown in Fig. 4, a photoresist pattern 6 is formed over the adhesion layer 4. The photoresist pattern 6 includes an opening 8 in which a C-4 is to be formed.

15 As shown in Fig. 5, a first solderable layer 10 is formed over the adhesion layer 4 through the opening 8 of the photoresist pattern 6. The first solderable layer 10 is preferably made of electroplated Cu and is formed to a thickness of about 1 to 2 microns.

20 As shown in Fig. 6, a diffusion barrier layer 12 is formed over the first solderable layer 10. The diffusion barrier layer 12 is preferably formed by electroless deposition to a thickness of about 500 to about 1500 angstroms. The diffusion barrier layer 12 is preferably made of CoWP. In an embodiment of the invention in which the diffusion barrier layer is made of CoWP, the electroless deposition process includes immersion of the wafer in a

dilute Pd solution containing 0.05 g/l PdSO₄, made in 0.5 M H₂SO₄. Immersion of the wafer in the Pd solution results in deposition of a monolayer of Pd particles over the copper first solderable layer 10 by the following chemical reaction:



After the monolayer of Pd particles is deposited over the first solderable layer 10, the wafer is immersed in a CoWP electroless plating bath. In an embodiment of the invention, the electroless plating bath is made up of 6 g/l CoSO₄, 2-4 g/l ammonium tungstate, complexed in 40 g/l sodium citrate, 25 g/l boric acid, and 8 g/l Na hypophosphite. The solution is kept at about 75-80°C with a pH of about 9. The plating bath has a plating rate of about 100 A/min, thus depositing a 100 Å CoWP layer over the copper first solderable layer 10 in about 10 minutes. The wafer is thoroughly rinsed in distilled water after being immersed in the plating bath.

As shown in Fig. 7, a second solderable layer 14 is formed over the diffusion barrier layer 12. The second solderable layer 14 is made of any suitable material, such as, for example, nickel, cobalt, iron and alloys of these metals, such as NiFe, CoFe, NiCo or NiCoFe. The second

solderable layer 14 is preferably formed by electroplating to a depth of about 2 to 4 microns.

As shown in Fig. 8, the resist 6 is removed. Portions of the barrier layer 2 and the adhesion layer 4 that remain around the C-4 structures are also removed, resulting in the structure shown in Fig. 9. The portions of the barrier layer 2 and the adhesion layer 4 can be removed by any suitable process, such as, for example, etching or ion milling.

As shown in Fig. 10, a polyimide layer 16 is formed over the second solderable layer 14 and the substrate 1. The polyimide layer 16 is subjected to an etching process, such as reactive ion etching, until the second solderable layer 14 is exposed, resulting in the structure shown in Fig. 11.

As shown in Fig. 12, a lead-free solder 18 is formed over the second solderable layer 14. The lead-free solder 18 can be made of any suitable material, such as, for example, tin alloys. The lead-free solder 18 can be formed by any suitable process, such as, for example, electroplating, solder screening, or injection molded solder (IMS) techniques. Alternatively, solders that are not easily deposited as alloys may be produced by a sequence of steps. Any series of electroplating, exchange plating, or

electroless deposition steps may be used to deposit the solder components in the correct proportion, and the solder components are later alloyed during a reflow step. For example, if a Cu-Sn alloy is used as the lead-free solder
5 18, the plating of Sn and Cu can be carried out sequentially in individual Sn plating solutions and Cu plating solutions, followed by a final reflow.

Although the illustrative embodiments have been described herein with reference to the accompanying
10 drawings, it is to be understood that the present invention and method are not limited to those precise embodiments, and that various other changes and modifications may be affected therein by one of ordinary skill in the related art without departing from the scope or spirit of the invention. All
15 such changes and modifications are intended to be included within the scope of the invention as defined by the appended claims.